M. Venkateswara Rao ¹, T. V. Rama Krishna ¹, S. Raaga Sai Sruthi ², S. Akhila ², Y. Gopi ², L. Bhavani Krishna ²

Affiliations
1 Department of Electronics and Communications Engineering, K L University, Vaddeswaram, Guntur – 522502, Andhra Pradesh, IN
2 Department of Electronics and Computer Engineering, K L University, Vaddeswaram, Guntur - 522502, Andhra Pradesh, IN

Abstract

Background/objectives: The major contribution in very large scale integrated circuits is given by System on Chip (SoC) technology. Many fuzzy logics are been implemented on SoC’s and are effectively supported by them. In time the Networks came into existence and interconnection of networks became very necessary so Network on Chips (NoC) was implemented and many topologies were also suggested. The main aim of this paper is to find an effective on-chip topology for network on chips. Methods/Statistical Analysis: Topologies related to this network on chips gives different routing algorithms which defines the direction of the route. Different algorithms were proposed for different topologies defining the direction, traffic rate at which the packet is entering, latency, and throughput. These were considered as the main trade off’s for Network on Chip. Findings: in this paper discussion on 4 topologies was done by taking few main properties into account and implementation of the topologies were done in software. It was found that latency and throughput plays a major role in the topology and along with these 2 the packet rate and flit rate also play a key role. The values of all trade-offs for every topology were taken and graphs were plotted showing the variation between the topologies. The efficiency of each topology can be observed in respective graph. Application/Improvements: Network on chips is used in routers and these can be further improved in to wireless connections.

Keywords

Interconnection Networks, Latency, Routing algorithm Throughput, Topology

Full Text